Using SystemVerilog for ASIC and FPGA Design

RTL Modeling with SystemVerilog for Simulation and Synthesis by Stuart Sutherland, ISBN-13: 978-1546776345